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(57) ABSTRACT 
A method aud system utilize a processor's digital timer and 
two interrupts to form a frequency multiplier. The first 
internipt's processing time window is d e h b l e  by a first 
uumber of counts C ,  of the digital timer while the second 
interrupt's processing time window is definable by a second 
number of counts C2 of the digital timer. A count value CV 
utilized by the systedmethod is based on a desired fre- 
quency multiplier N, the timer clock rate, and the tiole 
required for one cycle of an input signal. The first interrupt 
is triggered upon completion of one cycle ofthe input sigual 
at which point the processing time window associated 
therewith begins. The second interrupt is triggered each time 
the timer's overflow signal is generated at which point the 
processing time window associated with the second interrupt 
begins. During the occurrence of the second interrupt's 
processing. the count value CV is modified to maintain the 
first interrupt's processing time window approximately cen- 
tered between two of the second internipt's processing time 
windows. 
3,916,175 A * 1011975 Lauer et ai. ................ 7081103 18 Claims, 2 Drawing Sheets 
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INTERRUPT-BASED PEUE-LOCKED 
FREQUENCY PtlEULTIpEIER 
ORIGIN OF THE INVENTION 
N times for one cycle of the input signal. The count value 
CV is greater than (C,+C2) such that the first time window 
and second time window can begin and elapse in a non- 
overlapping fashion during the time it takes for the digital 
s timer to count to the count value CV. The digtal timer is 
initialized such that the first time window begins at a timer 
count TC of the digital timer that is defined as TC=IC-0.5 
(C,) where an interim count IC defines a number of counts 
counted by the digital timer before the digital timer counts 
io to the count value 0: As a result, the first time window is 
approximately centered at the interim count IC and the first 
time window and second time window do not overlap. The 
first interrupt is triggered upon completion of one cycle of 
1. Field of the Invention the input signal at which point the first time window- begins. 
This invention relates to phase-locked frequency multi- is The second interrupt is triggered each time the overflow 
signal is generated at which point the second time window 
begins. During the Occurrence of the second time window, 
the count value CV is modified to maintain the first t h e  
window approximately centered at the interim count IC. 
The invention described herein was made by an employee 
of the United States Government and may be manufactured 
and used by or for the Government for govemental pur- 
poses without the payment of any royalties thereon or 
therefor. 
BACKGROUND OF THE IJWENTION 
plier systems and methods. More specifically, the invention 
is a method and system that utilizes processor interrupts to 
generate an output signal freqlency that is a multiple of an 
input signal’s frequency and phse-locked to the input 
signal. 20 
2. Description of the Related Art 
A frequency multiplier is generally used to generate an 
output signal having a frequency that is a multiple of an FIG. 1 is a block diagram of the relevant portions of a 
input signal’s frequency. When the input signal is variable, processing system used to implement the phase-locked 
it may also be necessary to synchronize the output signal to 25 frequency multiplier in accordance with the present inven- 
variations in the input signal’s frequency and phase. For tion; and 
example, data acquisition systems are frequently synchro- FIG. 2 is a time line illustrating the non-overlapping 
nized to the periodic occurrence of some event, the fre- relationship between the fast and slow interrupts used to 
quency of which can vary over time. create a phase-locked frequency multiplier in accordance 
well kuown feedback circuits used to keep an output signal 
synchronized or locked with respect to variations in the 
input signal’s frequency and phase. Conventional analog or 
digital PLLs are implemented in hardware. However. this 
means that circuits must be specially designed and built for 35 
different applications. This is wastefhl given that many 
frequency multiplier applications requiring PLLs already 
have an under-utilized processing system associated there- 
with. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Phase-locked loops (or PLLs as they are also known) are 30 with the present invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Referring now to the drawings, and more particularly to 
FIG. 1, the relevant portions of a conventional processing 
system 10 used to implement a phase-locked frequency 
multiplier in accordance with the present invention are 
shown. As will be understood by one of ordiuary skill in the 
40 art, processing system 10 can be realized by any of a variety 
of well known systems, the choice of which is not a 
limitation of the present invention. 
Accordingly, it is an object of the present invention to At the hardware level, processing system 10 includes a 
provide a method and system for realizing a phase-locked central processing unit (CPU) 12, hardware interrupts 14 
frequency multiplier in a conventional processor. 45 and 16, and a digital timedcounter 18. CPU 12 is the 
Othei objects and advantages of the present invention will processing portion of system 10 that carries out programmed 
become more obvious hereinafter in the specification and functions as is well kuown in the art. In terms of the present 
drawings. invention, as shown, CPU 12 carries out what will be 
h accordance with at least one embodiment ofthe present referred to herein as slow interrupt processing 12A and fast 
invention, a method and system u t i l i  a processor to 50 interrupt processing 12B. The individual blocks for process- 
generate rn output signal at a frequency that is N times a ing l2Aand 12B are indicative of the fact that the processing 
frequency of an input signal and pbase-locked thereto. The for each is carried out in separate and non-overlapping 
processor has (i) a digital timer/counter that operates at a windows of time as will be explained in greater detail later 
known timer clock rate to generate an overflow signal each below. Each of slow intempt processing 12A and fast 
time the digital timer counts to a count value CV at the timer 5s interrupt processing 12B has initialization and adjustment 
clock rate, and (ii) a plurality of interrupts to include a first modes of operation as will be explained further below. 
interrupt having a first time window associated therewith Hardware interrupts 14 and 16 generate interrupts for 
during which processing can occur and a second interrupt CPU 12 based on the occurrence of an event. Iu terms of 
having a second time window associated therewith during interrupt 14 which has a varying-tkquency input signal 
which processing can occur. The first interrupt’s first time 60 coupled thereto, an intemipt is generatedsent to CPU 12 
window is definable by a first number of counts C, of the each time one cycle of the input signal is completed. The 
digital timer while the second internipt’s second time win- interrupt is used to initiate slow-interrupt processing 12A. 
dow is definable by a second number of counts C3 of the Typically, the input signal is a pulse generated when a sensor 
digital timer. A c a t  value CV utilized by the systed (not shown) detects completion of one cycle. For example. 
method is based on a desired frequency multiplier N, the 6s if the input signal is indicative of the rotation of a (drive) 
timer clock rate, and the time required for one cycle of the shafi, the input signal could be generated by a position 
input signal. “he digtal timer’s overflow si-ml is generated sensor that generates a pulse each time one revolution of the 
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shaft is completed. Th~is. changing rotational speeds of the 
shaft change the fiequency of the input signal. 
Interrupt 16 has the output of digital timerkounter 18 
coupled thereto. That is. each time timerkounter 18 counts 
up (or down) to a specified (is., programmed) timdcount. 
timerlcounter 18 generates an overflow signal that is 
received by interrupt 16. The particular timdcount used by 
timer/counter 18 is programmable and is set/programmed by 
fast interrupt processing 12B as will be explained fiuther 
below. However, the rate at which timedcmuter 18 times/ 
counts is known and fixed. In response to the overflow 
signal, interrupt 16 generatedsends an interrupt to CPU 12. 
As is well known in the art, once timer/counter 18 generates 
the overflow signal, the prescribed timdcount is restarted. 
Each internipt generated at internipt 16 is used to initiate fast 
interrupt processing 12B which. in turn, adjusts the time/ 
count of timer/coimter 18 and outputs a fkequeiicy-multi- 
plied clock signal that is locked in phase with the input 
signal. 
Referring additionally now to FIG. 2. the operating prin- 
ciples of the present invention will be described. The oper- 
ating principles form the programming logic for slow inter- 
rupt processing 12A and fast interrupt processing 12B to 
generate the kequency-multiplied clock signal that is phase- 
locked to the input signal. It is to be understood that the 
programming logic can be realized by a variety of pro- 
grammed instniction sets that use a variety of program 
languages without departing from the scope of the present 
invention. 
In FIG. 2, a time lime is illustrated with fast interrupts 
(generated by interrupt 16) indicated by lines 16A and slow 
interrupts (generated by intermpt 14) indicated by lines 14A. 
In general, a number of fast interrupts occur between two 
slow interrupts (Le., the time Tcycu that it takes for one 
cycle of the input signal) such that the processing time 
required for each interrupt does not overlap with a previous 
or subsequent interrupt. The time window required for slow 
interrupt processing 12Aand fast interrupt processing 12B is 
a fiinction of the processing speed of CPU 12 and the 
mount of processing that must occur as would be well 
understood in the art. 
The desired fiequency inultiplier or “N” is the ratio of the 
number of fast interrupts 16.4 per one slow interrupt 14A. 
The present invention achieves phase synchronization or 
“locking” to the input s i p 1  by maintaining the non-over- 
lapping relationship between fast intemipts 16A and a slow 
interrupt 14A. This is accomplished by initially loading, or 
programming, timer/counter 18 with a particular timekouut 
during the initialization processing mode, and then continu- 
ally adjusting the timelcouut of timerlcounter 18 in accor- 
dance with changes in the input signal during the adjustment 
processing mode. 
Prior to describing the initialization and adjustment pro- 
cessing modes. nomenclature used to describe these modes 
will be definedwith the aid of the expanded time line in FIG. 
2 that illustrates one slow interrupt 14A ocaming between 
two fast interrupts 16A. The timdcount of timerlcounter 18 
between fast in tmpts  16.4 is defined herein as a count 
value ‘‘CC’.” The time required for each slow interrupt 
processing 12A is designated as C, and the time required for 
each fast interrupt processing 12B is designated as C,. Since 
timerlcounter 18 is a digital timer, the values of C Y  C, and 
C,  are indicative of a number of digital “ticks” of timer/ 
counter 18 which is operating at a known and fixed timer 
clock rate. 
Synchronized and stable frequency multiplication is 
achieved by keeping the entirety of slow in&errupt 14.4 
4 
between fast interrupts 16A. That is. slow interrupt 14.4 
must b e e  (is., at a timer count “TC”) and complete its 
processing during the time specified by C, before occurrence 
of the next fast interrupt 16-4. This can be accomplished by 
5 centering slow interrupt 14-4 on an interim count ‘?C” of 
timer/counter 18 that allows slow interrupt 14A to begin and 
complete its processing between fast internipts 16.4. As a 
result. timer count TC=IC-O.S(C,). In order to provide for 
the maximum amount of positivelnegative shift of slow 
10 interrupt 14.4 while preventing overlap with fast interrupts 
16A, interim count IC should be approximately centered 
between two fast interrupts 16A or IC=O.S(Or-CJ. 
During the initialization processing mode, slow interrupt 
processing 12-4 generates the initial count value CV for 
l5 timedcounter 18. The initial count value CV is determinedl 
calculated based on the desired fi-equency multiplier N, the 
known timer clock rate of timerkounter 18. and a known 
measured or expected rate for one cycle of the input signal 
used to trigger (slow) interrupt 14. For example, for a 
2o frequency multiplier of N=IDO, a timer clock rate of 50 
h4Hz. and an initial rate of 100 Hz for one cycle of the input 
signal, the initial count value CV is 5000 (wherein 
CV=Timer Clock ratei(Nxinitia1 rate)). The initial count 
value CV can be calculated by slow interrupt processing 12.4 
or can be predetermined and provided to slow interrupt 
processing 124 without departing from the scope of the 
present invention. 
Initialization processing continues by synchllizing the 
30 cycle of the input signal (it., the start of slow internipt 14A) 
with the timer count TC determined as described above. That 
is, fast interrupt processing 12B initializes timedcouuter IS 
to a timer count valiie such that the timer count value will be 
TC at the start of slow interrupt 14A. Once initialization is 
35 complete, slow interrupt processing 12A and fast interrupt 
processing 12B switch to an adjustment processing mode 
whereby adjustments in the count value CV of timer/couuter 
18 are made in order to keep slow interrupt 14A approxi- 
mately centered on the interim count IC. 
In the adjustment mode of processing, slow interrupt 
processing 124 recalculates the count value CV to accom- 
modate changes in the fiequeucy of the input signal. Ideally, 
the frequency multiplier times the updated count value (or 
NxCV) should equal the new “one cycle” time of the input 
45 signal or T,,,. The updated count value CV is then 
provided to fast interrupt processing 12B which applies the 
adjustment over some or all of the fast interrupts 16.4 
occurring between two slow interrupts 14-4. The adjustment 
may be applied uniformly across the fast interrupts ocau- 
50 ring between two slow interrupts. However, because of the 
discrete nature of tinier/counter 18 and the likelihood that 
the required adjustment to count value CV will not be a 
multiple of N times the timedcounter base. the adjustment to 
count value CV may also be applied non-uniformly across 
jj the fast interrupts (occurring between two slow interrupts) as 
needed. 
The methods used to adjust count value CV can be varied 
without departing from the‘scope of the present invention. 
Several non-exhaustive examples will be described briefly 
60 herein. One way to modify the count value CV is to (i) read 
the actual count on timer/counter 18 when a slow interrupt 
14A occurs, (ii) compare the actual count with the initialized 
timer count TC, and (iii) modify the count value CV based 
on the results of the comparison. Another way to modify the 
65 count value CV involves an iterative adjustment process that 
automatically changes the count value CV by some pre-set 
positive or negative value until TC=IC-O.S(Cd. Further, if 
25 
40 
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necessary. any adjustment could be filtered (e.g., low-pass 
filtered) to reduce noise effects and increase stability of the 
software. 
The advantages of the present invention are numerous. 
The interrupt-based phase-locked frequency multiplier can 5 
be implemented on a variety of conventional processing 
systems. No special hardware or circuitry is required. Tests 
of the present invention have yielded high and stable syn- 
chronization. The high frequency range of the system/ 
method is limited only by the processing system’s Clock 10 
speed and the length of time it takes to execute the interrupt 
processing. Thus, the faster the processor, the greater the 
operational bandwidth of the frequency multiplier. 
A41though the invention has been described relative to a 
specific embodiment thereof, there are numerous variations 15 intempt is triggered 
L a n d  modifications that will be readily apparent to those 
skilled in the art in light of the above teacliilgs. It is 
therefore to be understood that, within the scope of the 
appended claims, the invention may be practiced other than 
as specifically described. 
What is claimed is: 
determining an actual count .4C of said digital timer each 
time said first interrupt is triggerd, and 
modifying said count value CV based on a difference 
between said actual count PIC and said timer count TC. 
4. A method according to claim 1 wherein said step of 
initially modifyjg said count value C v  such that said first 
time window begins and elapses between successive 
occurrences of said second time window: and 
iteratively modifying, after successful completion of said 
step of initially modifying, said count value CV until 
said first time window is approximately centered at said 
interim count IC. 
wherein said second 
times for said one cycle of said inplut 
sipl  such that said second time window co~espon~ingly 
begins and elapses times for said one cycle of said input 
signal, and whm& said step of iteratively modifying com- 
prises the step of adjusting said count valL1e cv uniformly 
2o over said N times. 
modifying comprises the steps of: 
5 ,  A method according to claim 
6. A method accordiug to claim 4 wherein said second 
signal such that said second time window correspondingly 
begins and elapses N times for said one cycle of said input 
prises the step of adjusting said count value CV nonLmi- 
fonnly over said times. 
1’*4method for generating an ourput at a fresuencY interrupt is triggered N times for =id One cycle of said input that is N times a fiequency of an input signal and phase- 
locked to said input signal, comprising the steps of: 
Providing processing means (i) a digital timer 25 signal. wherein said step ,f iteratively modi@&g corn- adjustable to operate at a known timer clock rate to 
generate an ovedow signal each time said digital h e r  
counts to a count value CV at said tinier clock rate. and 
(ii) a plurality of interrupts to include a first interrupt 
having a first time window associated therewith during 30 that is 
7. for generating an Output signa1 at a 
times a %llencY Of an and phase- 
which processing occurs and a second interrupt having 
a second hue window associated therewith during 
which processing occurs, said first time window defin- 
able by a first number of counts C, of said digital timer 
number of counts C, of said digital timer; 
determining said count value CV based on a desired 
fiequency multiplier N. said timer clock rate, and time 
required for one cycle of said input signal, wherein said 
and wherein said couut value CV is geater than (Cl+ 
C,) such that said first time window and said second 
time window begin and elapse in a non-overlapping 
fashion during the time it takes for said digital timer to 
count to said count value CV, 
selecting an interk count IC that defines a number of 
counts counted by said digital timer before said digital 
timer counts to said count value CV; 
initializing said digital timer such that said first time 
window beglls at a timer count TC 
defined as TC=IC-O.5(C1), wherein said first time 
window is approximately centered at said interim count 
IC ‘md wherein first time window and said second 
time window do not overlap: 
using said One cycle of said input 
first interrupt, at which point said first time window 
begins; 
using said overflow signal tutrigger said second interrupt. 
at which point said second time wiudow begins; and 
the OCCUrreLICe of said second tilne 60 
window. said count value CV to maintain said first time 
window approximately centered at said interim count 
IC. 
2. A method according to claim 1 wherein said interim 
3. A method according to claim 1 wherein said step of 
locked to said input signal, comprising the steps of: 
providing processing means having (i) a digital timer 
adjustable to operate at a known timer clock rate to 
generate an overflow signal each time said digital timer 
(ii) a plurality of interrupts to include a first interrupt 
having a first time window associated therewith during 
which processing occurs and a second interrupt having 
a second time window associated therewith during 
able by a first nuniber of counts C, of said digital tinier 
and said second time window definable by a second 
number of counts C2 of said digital timer, wherein said 
count value C17 is based on a desired kequency mul- 
tiplier N, said timer clock rate, and time required for 
one cycle of said input signal. and wherein said over- 
flow signal is generated N times for said one cycle and 
wherein said count value CV is greater than (C,+C,) 
such that said first time window and said second time 
window begin and elapse in a non-overlapping fashion 
during the time it takes for said digital timer to count to 
said count value CV; 
initializing said digital tinier such that said first time 
window begins at a timer count TC of said digital timer 
defined as TC=IC-O.S(C,) where an interim Count IC 
defines a number of courts counted by said digital timer 
before said digital timer counts to said count value CV, 
wherein said first time window is approximately cen- 
tered at said interim count IC and wherein said first 
time window and said second t h e  Window do llOt 
overlap; 
triggering said first interrupt upon completion of said one 
cycle of said input signal, at which point said first time 
window begins; 
higgehg said second interrupt each time said overflow 
sipai is generated. at which poinr said second time 
window begins; and 
and said second t b e  wiildow def&ble by a second 35 Counts to a COUUt Value CV at said timer Clock rate. and 
overflow signal is generated N times for said One cycle 40 which Processing ocam, said first t h e  window 
45 
digital ther jo 
to trigger said 55 
count is selected to be approximately 0.5(CV-C&. 
modifying comprises the steps of: 
6s 
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modifying during the occurrence of said second time 
window, said count value CV to maintain said first time 
window approximately centered at said interim count 
IC. 
8. A method according to claim 7 wherein said interim 5 
9. A method according to claim 7 wherein said step of 
detennining an actual count AC of said digital timer each 
time said first internipt is triggered, and 
modifying said count value CV based on a difference 
between said actual count AC and said timer count TC. 
10. A method according to claim 7 wherein said step of 
initidly modifying said count value CVsuchthat said first 15 
time window begins and elapses between successive 
occurrences of said secoud time window: and 
iteratively modifying, after successful completion of said 
step of initially modifyig, said count value CV until 
said first time window is approximately centered at said 20 
interim count IC. 
time window begin and elapse in a non-overlapping fashion 
during the time it takes for said digital timer to count to said 
count value CY 
said digital timer being initialized such that said first time 
window begins at a timer count TC of said digital timer 
dehed as TC=IC-O.S(C,) where an interim count IC 
defines a number of counts counted by said digital 
timer before said digital timer counts to said count 
value CY wherein said first time window is approxi- 
mately centered at said interim count IC and wherein 
said first time window and said second time window do 
not overlap, 
said first interrupt to receive said inpllt signal for 
triggering upon completion of said one cycle of said 
input siwl, at wl-,ich point said first he win&w 
begins, 
said second interrupt coupled to said digital timer for 
~ g g e r i n g  e x h  time said overflow signal is generated. 
at which point said second time window begins, and 
during the occurrence 
of said second time window, said count value CV to 
maintain said first time window approximately cen- 
tered at said interim count IC. 
14. 4 frequency multiplier as in claim 13 wherein said 
15. A frequency multiplier as in claim 13 wherein said 
processing m a n s  (i) determines an actual count AC of said 
digital timer each time said first intemipt is trigger4 and 
times for said one cycle of said input 3o (ii) modifies said count value CV based on a difference 
between said achial count AC and said timer count TC. 
i 6 .  A frequency multiplier as in claim i3 wherein said 
processing means (i) initially modifies said count value CV 
formly over said N times. 35 successive occurrences of said second time window, and (ii) 
multiplier comprising pmeessing means subsequently modifies said count value CV in an iterative 
having (i) a digital timer adjustable to operate at a known fashion until said first time window is approximately cen- 
timer clock rate to generate an overflow signal each time tered at said interim comt IC. 
said digital timer counts to a count value cv at said timer frequency inuitiplier as in claini 16 wherein said 
clock rate, and (ii) a plurality of interrupts to include a first 40 Second htemPt is triggered N for said one cycle of 
intempt having a first dine window associated herewith said input signal such that said second time window corre- 
during which processing occurs and a second inkm@ spondingly begins and elapses N times for said one cycle of 
having a time window fieraYi& during said input signal, and wherein said processing means adjusts 
w ~ c h  processing occlvs, said first time window &fUlable said count value CV uniformly over said N times. 
by a first number of counts C, of said &@tal h e r  md said 45 18. A frequency multiplier as in claim 16 wherein said 
second time window defUlable by a second n u b e r  of counts second interrupt is triggered N times for said one cycle Of 
c2 of said digital timer, wherein said count value CV is said input signal such that said second time window COKE- 
based on a desired frequency multiplier N. said timer clock spoadindy begins and elapses N times for said one cycle of 
rate, and h e  required for one cycle of an input signal, and said input signal, and wherein said processing means adjusts 
wherein said overflow signal is generated N times for said 50 said count value CV nonunifonnly over said N times. 
one cycle and wherein said count value CV is greater than 
count is approximately O.S(CV-C,). 
m o w i n g  comprises the steps of: 
10 
modifying comprises the steps of: 
said processillg n ~ ~ l s  
11. A method according to claim 10 wherein said second 
interrupt is triggjered N times for said one cycle of said input 
signal such that said second time window correspondingly 
begins and elapses N times for said one cycle of said inpiit 2s interim count is appmximately o.5(cv-cJ, 
s i p l .  and wherein said step of iteratively modifying com- 
prises fie step of adjusting said coLut value cv uniformly 
over said N times. 
12. A nlethod according to whereill said second 
such that said second window c o m s p o n ~ ~ y  
begns and elapses N times for said one cycle of said input 
and wherein said step of iteratively modifying 
is triggered 
p&es the step of adjusting said count value CY n o n ~ -  such that said first time window b e  and elapses between 
13. A 
17. 
(C,+CJ such that said first time window and said second * * * * *  
